Random Pattern Testability Enhancement by Circuit Rewiring
نویسندگان
چکیده
منابع مشابه
Improving Circuit Testability by Clock Control
T h e testabili ty of a sequential circuit can be i m proved by controlling the clocks of individual storage elements during testing. W e propose several clock control strategies derived f r o m a n analysis of the circuit, i t s S-graph structure, and i ts funct ion. Through examples we show how the number of clocks aflects the circuit’s testability. It i s shown that if certain flip-flops (FF...
متن کاملDesigning Asynchronous Sequential Circuits for Random Pattern Testability
A resurgence of interest in asynchronous VLSI circuits is occurring because of their potential for low power consumption, design flexibility and the absence of the clock skew problem. In this paper, an approach to the design of asynchronous sequential circuits for random pattern testability based on the micropipeline design style is described. The test procedure for such asynchronous sequential...
متن کاملRandom Pattern Testability of Circuits Derived from BDDs
Design styles based on multiplexors have become very popular due to their good testability. Starting from a function description as a Binary Decision Diagram (BDD) the circuit is generated by a linear time mapping algorithm. Only one additional input and one inverter are needed to achieve 100% testable circuits under the StuckAt Fault Model (SAFM). Even though free of redundancies, the resultin...
متن کاملA Statistical Theory of Digital Circuit Testability
Formulation of closed form expressions for computingMISR aliasing probability exactly had remained an unsolved problem.This paper presents single and multiple MISR aliasing probability expres-sions for arbitrary test lengths. A framework, based on algebraic codes,is developed for the analysis and synthesis of MISR-based test responsecompressors for BIST. This framework is us...
متن کاملDFT (Design for Testability) Pattern Generation Task for Circuit Under Test
In this paper, we will present a method to reduce the power consumption during testing of a circuit-under-test (CUT). In proposed scheme the power reduced in two steps. In first step power reduced using gated clock design approach and in second step reduces the no of reduces the number of transitions at the inputs of the circuit-under-test. KeywordsLFSR, Clock gating, Bit swapping, Bilt-in-self...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: VLSI Design
سال: 2001
ISSN: 1065-514X,1563-5171
DOI: 10.1155/2001/87048